

Find: Searching for **private memory and network and control**.Restrict to: [Header](#) [Title](#) Order by: [Expected citations](#) [Hubs](#) [Usage](#) [Date](#) Try: [Amazon](#) [B&N](#) [Google](#) [\(CiteSeer\)](#) [Google \(Web\)](#) [CSB](#) [DBLP](#)24 documents found. Order: **number of citations**.Midway: Shared Memory Parallel Programming with Entry.. - Bershad, Zekauskas (1991) (Correct)
(103 citations)coupled processors, each with their own **private memory** but connected by means of a fast cache recently used data to counter the effects of **network** latency. Midway is based on a new model of within a program is expressed using threads, and **controlled** using locks and barriers. Using Midway, for <ftp.cs.cmu.edu/project/mach/doc/unpublished/midwaytr.ps>**One or more of the query terms is very common - only partial results have been returned. Try [Google \(CiteSeer\)](#).**Amoeba - A Distributed Operating System for the 1990s - Mullender, van Rossum.. (1990) (Correct)
(70 citations)computers, each with several megabytes of **private memory** and a **network** interface. The VU has 48 such usually connected by a fast local area **network**. In the 1990s, computer prices will drop so low address space shared by one or more threads of **control**. Processes can be created, managed and debugged guir.cs.berkeley.edu/projects/osprelims/papers/amoeba.ps.gzOpal: A Single Address Space System for 64-bit.. - Chase, Levy.. (Correct) (32 citations)or even write directly into a client's **private memory**. Similarly, a child domain always trusts its to data on long-term storage and across the **network**. In this paper we outline the case for the use structures, storage management, and cross-domain **control** transfers (RPC)The basic model is threads www.cs.washington.edu/homes/levy/opal/wwos92.psSession Key Distribution Using Smart Cards - Shoup, Rubin (1996) (Correct) (20 citations)session keys, which are then stored in the **private memory** of a process on the host which performs has complete **control** over the communications **network**: it may deliver messages out of order, delete or server. We assume that an adversary has complete **control** over the communications **network**: it may deliver www.shoup.net/papers/smartcards.ps.ZTask Parallel Programming in Fx - Subhlok, O'Hallaron, Gross (1994) (Correct) (11 citations)consisting of distinct nodes: either **private memory** parallel machines, or autonomous computers or autonomous computers connected by a high speed **network**. The design of these extensions is driven by the given time on a single node. The programmer can **control** the mapping using directives. We are also www.cs.cmu.edu/afs/cs.cmu.edu/project/iwarp/archive/fx-papers/cmu-cs-94-112.psInverted File Partitioning Schemes in Multiple Disk Systems - Jeong (1995) (Correct) (10 citations)access times. Processors may also have some **private memory**. The shared-everything system is advocated architecture is proposed, based on a hypercube **network** interconnection scheme, for information be read. Thus, additional I/O may be performed. To **control** this problem, they present the idea of Segmented www.cs.gatech.edu/computing/Database/students/jeong/papers/IEEE95.ps.gzAutomated Learning of Load-Balancing Strategies For A Distributed.. - Mehra (1992) (Correct) (8 citations)computing. All of the sites in our model have **private memory** and processing capacity some have secondary Systems Workstations interconnected by local-area **networks** (LANs) are the most popular examples of manip.crhc.uiuc.edu/pub/papers/PostScript/TP8/TP8.ps.gzThe Amoeba Distributed Operating System - Tanenbaum, Sharp (1992) (Correct) (7 citations)each pool processor has several megabytes of **private memory**, that is, pool processors need not have any computer or workstation. These machines were often **networked** together, so that users could do remote logins of an address space and a single thread of **control**. In Amoeba, each process has its own address <ftp.cse.ucsc.edu/pub/amoeba/Intro.ps.Z>

CLIP: A Checkpointing Tool for Message-Passing Parallel Programs - Chen (1997) (Correct) (6 citations)

The processors share access to the node-**private memory** via a cache-coherent bus. The application and specialized software whose purpose is to make **network** and file I/O extremely efficient. This parameters via command line arguments or via a **control** file. The startup portion of CLIP reads these <ftp.cs.princeton.edu/techreports/1997/543.ps.Z>

Much Ado About Shared-Nothing - Michael Norman (1996) (Correct) (4 citations)

a Shared-disk system, each processor has its **private memory**, but access to disks is shared by all necessity to avoid huge data shipping through the **network** to other processors. 3 The Arguments for in complexity, caused, e.g. by cache coherency **control** mechanisms needed to maintain consistent disk www.dcs.ed.ac.uk/~pt/pubs/copies/muchAdo-Short.ps

Semantic Foundations of Jade - Rinard, Lam (1992) (Correct) (3 citations)

called shared objects. Each task also has a **private memory** consisting of a stack for procedure with distributed address spaces, to **networks** of high-performance workstations. Furthermore, dynamically resolved variable references and **control** flow constructs such as conditionals, loops and www-suif.stanford.edu/~martin/paper/pop92.ps

A Comparative Study of HashJoin Algorithms for Large-Scale.. - Suleyman Cenk (Correct)

architecture, in which the processors with **private memory** and disk spaces communicate only by sending only by sending messages via an intercommunication **network**. In such a system, the tuples of each relation the programmer. The programmer only specifies the **control**/data dependencies of the data items accessed. In www.umiacs.umd.edu/users/jenk/Research/hashjoin.paper.ps

Architectural Development Tracks in Parallel Computing - A Brief.. - Rehm (1996) (Correct)

there is no shared memory. Each CPU has a **private memory** and executes its own instruction stream. Most that happen to be attached to the same local-area **network**, to an expensive high-performance machine with programmer, the way in which the multiple CPUs are **controlled** and the way they share information may have www.tu-chemnitz.de/informatik/RA/members/rehm/.../papers/p96/0396.ps

An Object-Based Approach to Programming Distributed Systems - Tanenbaum, Bal, Hassen (1994) (Correct)

share any main memory. Each one has its own **private memory**, as shown in Fig. 1(b) The CPUs in a an object can then be done locally, without any **network** traffic. Update operations can be done using the shared data without the runtime system gaining **control**. Getting **control** is essential to make sure ftp.cs.vu.nl/pub/amoeba/orca_papers/cpe94.ps.Z

Unstructured Grids on SIMD Torus Machines - Bjørstad, Schreiber (Correct)

counters and the like. It includes its own **private memory**. Performance of the MP-2 Operation Cycles The Xnet is a high-bandwidth toroidal shift **network** that permits all processors simultaneously to subsystems: a front-end workstation, the Array **Control** Unit (ACU) and the Processing Element (PE) www.ii.uib.no/~petter/reports/subway.ps.gz

Architectural Convergence and The Granularity of Objects in.. - Fowler (Correct)

(PEs) each consisting of a processor and its **private memory**, communicate using message passing. for parallel computation or in workstation **networks**. A consequence is that these two classes of is obtained in exchange for a loss of direct **control** over performance. As long as the system does www.cs.rice.edu/~rjf/.../papers/lncs791.ps.gz

Performance Analysis Tools For SVM Architectures - Berrendorf, Gerndt, Priol (1994) (Correct)

the page of the global address space in its **private memory**. On such systems message passing and shared : 58 4.10 **Network** load.

:24 3.7.3 Analyzing the **control** flow :

<ftp.wi.leidenuniv.nl/pub/APPARC/DELIVERABLES/OpS4b.ps.gz>

Odin: Design and Evaluation of a Single Address Space.. - Pears (Correct)

Hashed to Consecutive Nodes Private Node 2 **Memory Private** Node 3 **Memory Shared** Private Node 1 **Memory** protocol. This approach reduces false sharing and **network** usage while improving data locality. Keywords: of a processor, cache, local memory module, link **controller**, and memory addressing and protection www.cs.latrobe.edu.au/~pears/PAPERS/96/iasted.ps

Compiling Task and Data Parallel Programs for iWarp - Extend Ed (Correct)

PA 15213 1 Introduction Compiling for **private memory** parallel machines is a difficult problem and might be bandwidth, guaranteed bandwidth, **network** ports, or communication queues. They may be in a UTG is a computation, which is a thread of **control** with associated **private memory**. Each edge
www.cs.cmu.edu/afs/cs.cmu.edu/user/stichnot/public/www/lcr92.ps

Extensible, flexible and secure services in Angel, a single.. - Wilkinson, Murray (1994) (Correct)
and shared memory both have their uses. **Private memory** resolves problems of security between
kernel/ ethernet01 scsi01 disk/ console **network**/ syscall/ vmCtrl/ syscall kobjman knamer
memory. Protection in this system is provided by **controlling** which areas of memory each process can
ftp.soi.city.ac.uk/papers/94/sarc94-4.ps

First 20 documents Next 20

Try your query at: [Amazon](#) [Barnes & Noble](#) [Google \(CiteSeer\)](#) [Google \(Web\)](#) [CSB](#)
[DBLP](#)

CiteSeer.IST - Copyright [NEC](#) and [IST](#)